

# N- and P-Channel 30-V (D-S) MOSFET

### **General Description**

The B3942 is the N- and P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.

# Pin Configuration

S11	■ D1
G12	
S23	6 D2
G2 4	5 D2

#### **Features**

- $R_{DS(ON)}=25m\Omega@V_{GS}=10V$  (N-Ch)
- $R_{DS(ON)}=40m\Omega@V_{GS}=4.5V$  (N-Ch)
- $R_{DS(ON)}=35m\Omega@V_{GS}=-10V$  (P-Ch)
- $\blacksquare R_{DS(ON)}=58m\Omega@V_{GS}=-4.5V (P-Ch)$
- Super High Density Cell Design for Extremely Low R<sub>DS(ON)</sub>
- Exceptional On-Resistance and Maximum DC Current
- SOP-8 Package

## **Applications**

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC

# **Absolute Maximum Ratings** (TA=25° Unless Otherwise Noted):

Parameter		Symbol	N-Channel	P-Channel	Unit
Drain-Source Voltage		$V_{DSS}$	30	-30	V
Gate-Source Voltage		$V_{GSS}$	±20	±20	V
Continuous Drain Current(tJ=150°C)	TA=25°C	I <sub>D</sub>	6.9	-6.1	Α
	TA=70°C		5.5	-4.9	
Pulsed Drain Current		I <sub>DM</sub>	30	-30	Α
Continuous Source Current (Diode Conduction)		Is	1.7	-1.7	Α
Maximum Power Dissipation	TA=25°C	В	2.0		W
	TA=70°C	P <sub>D</sub> 1.3		3	
Operating Junction Temperature		TJ	-55 to 150		$^{\circ}\!\mathbb{C}$
Thermal Resistance-Junction to Case		RθJC	44	30	°C/W