


# **5W AUDIO AMPLIFIER WITH MUTING**

# **DESCRIPTION**

The TDA1905 is a monolithic integrated circuit in POWERDIP package, intended for use as low frequency power amplifier in a wide range of applications in radio and TV sets:

- muting facility
- protection against chip over temperature
- very low noise
- high supply voltage rejection
- low "switch-on" noise
- voltage range 4V to 30V


The TDA 1905 is assembled in a new plastic package, the POWERDIP, that offers the same assembly ease, space and cost saving of a normal dual in-line package but with a power dissipation of up to 6W and a thermal resistance of 15°C/W (junction to pins).



# **ABSOLUTE MAXIMUM RATINGS**


Symbol	Parameter	Value	Unit
Vs	Supply voltage	30	V
I <sub>o</sub>	Output peak current (non repatitive)	3	Α
Ιο	Output peak currer.* (rep. aurive)	2.5	Α
$V_i$	Input voltage	0 to + V <sub>s</sub>	V
$V_i$	Differerula' in out voltage	± 7	V
V <sub>11</sub>	Muting thresold voltage	$V_s$	V
P <sub>tot</sub>	Power dissipation at T <sub>amb</sub> = 80°C	1	W
	$T_{case} = 60^{\circ}C$	6	W
T <sub>stq</sub> , T	Storage and junction temperature	-40 to 150	°C

# APPLICATION CIRCUIT




September 2003

# **PIN CONNECTION**



# **SCHEMATIC DIAGRAM**





# THERMAL DATA

Symbol	Parameter	Value	Unit
R <sub>th-j-case</sub>	Thermal resistance junction-pins max	15	°C/W
R <sub>th-j-amb</sub>	Thermal resistance junction-ambient max	70	°C/W

# TEST CIRCUITS:

# WITHOUT MUTING





471

**ELECTRICAL CHARACTERISTICS** (Refer to the test circuit,  $T_{amb} = 25$  °C,  $R_{th}$  (heatsink) = 20 °C/W, unless otherwisw specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vs	Supply voltage		4		30	V
Vo	Quiescent output voltage	V <sub>s</sub> = 4V V <sub>s</sub> = 14V V <sub>s</sub> = 30V	1.6 6.7 14.4	2.1 7.2 15.5	2.5 7.8 16.8	٧
l <sub>d</sub>	Quiescent drain current	V <sub>s</sub> = 4V V <sub>s</sub> = 14V V <sub>s</sub> = 30V		15 17 21	35	mA
V <sub>CE sat</sub>	Output stage saturation voltage	$I_C = 1A$ $I_C = 2A$		0.5 1	-4	SI
Po	Output power	$\begin{array}{ll} d = 10\% & f = 1 \text{KHz} \\ V_S = 9V & R_L = 4\Omega \ (^*) \\ V_S = 14V & R_L = 4\Omega \\ V_S = 18V & R_L = 8\Omega \\ V_S = 24V & R_L = 16\Omega \end{array}$	2.2 5 5 4.5	2.5 5.5 5.3	70.	W
d	Harmonic distortion	$ f = 1 \text{KHz} \\ V_S = 9 \text{V} \qquad R_L = 4 \Omega \\ P_0 = 50 \text{ mW to } 1.5 \text{V}' \\ V_S = 14 \text{V} \qquad R_L = 4 \Omega \\ P_0 = 50 \text{ mW to } 2 \text{V}' \\ V_S = 18 \text{V} \qquad R_L : 8 \Omega \\ P_0 = 50 \text{ mW to } 3 \text{W} \\ V_S = 2^4 \text{V} \qquad R_L = 16 \Omega \\ \text{F}_1 = 50 \text{ mW to } 3 \text{W} $	(e)	0.1 0.1 0.1 0.1		%
Vi	Input sensitivity	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		37 49 73 100		mV
Vi	Input saturation volta יט (rms)	V <sub>s</sub> = 9V V <sub>s</sub> = 14V V <sub>s</sub> = 18V V <sub>s</sub> = 24V	0.8 1.3 1.8 2.4			V
(7)	Input resistance (pin 8)	f = 1KHz	60	100		ΚΩ
l <sub>d</sub>	Drain current	$ \begin{array}{llllllllllllllllllllllllllllllllllll$		380 550 410 295		mA
η	Efficiency	$ \begin{array}{llllllllllllllllllllllllllllllllllll$		73 71 74 75		%

<sup>(\*)</sup> With an external resistor of  $100\Omega$  between pin 3 and +Vs.

# **ELECTRICAL CHARACTERISTICS** (continued)

Symbol	Parameter	Те	Test conditions			Тур.	Max.	Unit
BW	Small signal bandwidth (-3dB)	V <sub>s</sub> = 14V	$R_L = 4\Omega$	P <sub>o</sub> = 1W	40 to 40,000		Hz	
G <sub>v</sub>	Voltage gain (open loop)	V <sub>s</sub> = 14V f = 1KHz				75		dB
Gv	Voltage gain (closed loop)	V <sub>s</sub> = 14V f = 1KHz	$R_L = 4\Omega$ $P_o = 1W$		39.5	40	40.5	dB
e <sub>N</sub>	Total input noise		$R_g = 50\Omega$ $R_g = 1K\Omega$ $R_g = 10K\Omega$	(°)		1.2 1.3 1.5	4.0	μV
			$R_g = 50\Omega$ $R_g = 1K\Omega$ $R_g = 10K\Omega$	(°°)		2.0 2.0 2.2	<b>5.</b> υ	μV
S/N	Signal to noise ratio	$V_s = 14V$ $P_o = 5.5W$	$R_g = 10K\Omega$ $R_g = 0$	(°)	0	90 92		dB
		$R_L = 4\Omega$	$R_g = 10K\Omega$ $R_g = 0$	(°°)	(6)	87 87		dB
SVR	Supply voltage rejection	$V_s = 18V$ $f_{ripple} = 100$ $V_{ripple} = 0.5$	Hz R	η = ΙΟΚΩ	40	50		dB
T <sub>sd</sub>	Thermal shut-down case temperatura (*)		P <sub>tot</sub> =	2.5W		115		ပွ

# **MUTING FUNCTION**

VT <sub>OFF</sub>	Muting-off thresh มเน่ voltage (pir. 1)		1.9		4.7	V
VTon Muting on threshold vol. age (pin 4)			0		1.3	V
			6.2		Vs	
P <sub>.5</sub>	Input-resistance (pin 5)	Muting off	80	200		ΚΩ
02		Muting on		10	30	Ω
R <sub>4</sub>	Input resistance (pin 4)		150			ΚΩ
A <sub>T</sub>	Muting attenuation	$R_g + R_1 = 10K\Omega$	50	60		dB

Note:

(°) Weighting filter = curve A.

(°°) Filter with noise bandwidth: 22 Hz to 22 KHz.

(\*) See fig. 30 and fig. 31

Figure 1. Quiescent output voltage vs. supply voltage




Figure 2. Quiescent drain current vs. supply voltage




Figure 3. Output power vs. supply voltage




Figure 4. Distortion vs. output power ( $R_L = 16\Omega$ )




Figure 5. Distortion vs. output power ( $R_L = 8\Omega$ )




Figure 6. Distortion vs. output power ( $R_L = 4\Omega$ )




Figure 7. Distortion vs. frequency ( $R_L = 16\Omega$ )




Figure 8. Distortion vs. frequency ( $R_L = 8\Omega$ )





Figure 9. Distortion vs. frequency ( $R_L = 4\Omega$ )



4

Figure 10. Open loop frequency response




Figure 11. Output power vs. input voltage




Figure 12. Value of capaci-tor Cx vs. bandwidth (BW) and gain (Gv)




Figure 13. Supply voltage rejection vs. voltage gain (ref. to the Muting circuit)




Figure 14. Supply voltage reection vs. source resistance




Figure 15. Max power dissipation vs. supply voltage (sine wave operation)




Figure 16. Power dissipation and efficiency vs. output power




Figure 17. Power dissipation and efficiency vs. output power





Figure 18. Power dissipation and efficiency vs. output power



# **APPLICATION INFORMATION**

Figure 19. Application circuit without muting




Figure 20. PC board and components lay-out of the circuit of fig. 19 (1 : 1 scale)




Figure 21. Application circuit with muting





Figure 22. Delayed muting circuit



57

# **APPLICATION INFORMATION** (continued)

Figure 23. Low-cost application circuit without bootstrap.




Figure 25. Two position DC tone control using change of pin 5 resistance (muting function)




Figure 27. Bass Bomb tone control using change of pin 5 resistance (muting function)




Figure 24. Output power vs. supply voltage (circuit of fig. 23)




Figure 26. Frequency response of the circuit of fig. 25






Figure 28. Frequency response of the circuit of fig. 27



### MUTING FUNCTION

The output signal can be inhibited applying a DC voltage V<sub>T</sub> to pin 4, as shown in fig. 29

Figure 29



The input resistance at pin 5 depends on the threshold vol age VT at pin 4 and is typically:

 $R_5 = 200 \text{ K}\Omega$  @

0.00 1.9  $V_T \le 4.7$   $V_T \le 4.7$ 


muting-off

 $R5 = 10 \Omega$ 

 $0V \le VT \le 1.3V$   $6V \le VT \le 1.3V$ 

muting-on

Referring to the following input stage, the possible attenuation of the input signal and therefore of the output



$$A_{T} = \frac{V_{i}}{V_{8}} = \frac{R_{g} + (\frac{R_{8} \cdot R_{5}}{R_{8} + 5})}{(\frac{R_{8} \cdot R_{5}}{R_{8} + R_{5}})}$$

where R8  $\cong$  100 K $\Omega$ 

Considering  $R_g=10~\text{K}\Omega$  the attenuation in the muting-on condition is typically  $A_T=60~\text{dB}$ . In the muting-off condition, the attenuation is very low, typically 1.2 dB.

Å very low current is necessary to drive the threshold voltage  $V_T$  because the input resistance at pin 4 is greater than 150 K $\Omega$ . The muting function can be used in many cases, when a temporary inhibition of the output signal is requested, for example:

 in switch-on condition, to avoid preamplifier power-on transients (see fig. 22)

- during switching at the input stages.
- during the receiver tuning.

The variable impedance capability at pin 5 can be useful in many applications and two examples are shown in fig. 25 and 27, where it has been used to change the feedback network, obtaining 2 different frequency responses.

# APPLICATION SUGGESTION

The recommended values of the external components are those shown on the application circuit of fig. 21. When the supply voltage  $V_{\text{S}}$  is less than 10V, a  $100\Omega$  resistor must be connected between pin 2 and pin 3 in order to obtain the maximum output power. Different values can be used. The following table can help the designer.

Component	Raccom.	Purpose	Larger than	Smaller than	Allowed range		
Component	value	i urpose	recommended value	recommended value	Min.	Max.	
R <sub>g</sub> + R <sub>1</sub>	10ΚΩ	Input signal imped. for muting operation	Increase of the attenuation in muting-on condition. Decrease of the input sensitivity.	Decrease of the attenuation in muting on condition.	cil?		
R <sub>2</sub>	10ΚΩ	Feedback resistors	Increase of gain.	Decrease of gain. Increase quia: ce it current.	9 R <sub>3</sub>		
R <sub>3</sub>	100Ω		Decrease of gain.	Increase of gain.		1ΚΩ	
R <sub>4</sub>	1ΚΩ	Frequency stability	Danger of oscillatic n ב t high frequencie s אינויי inductive יס, ds.				
R <sub>5</sub>	100Ω	Increase of the output swing with low supply voltage.			47	330	
P <sub>1</sub>	20ΚΩ	Volume poteกม่องก่องลา	Increase of the switch-on noise.	Decrease of the input impedance and of the input level.	10ΚΩ	100ΚΩ	
C <sub>1</sub> C <sub>2</sub> C <sub>3</sub>	0.22μι	input DC decoupling.	Higher cost lower noise.	Higher low frequency cutoff. Higher noise.			
C <sub>1</sub>	2.2μF	Inverting input DC decoupling.	Increase of the switch- on noise.	Higher low frequency cutoff.	0.1μF		
C <sub>5</sub>	0.1μF	Supply voltage bypass.		Danger of oscillations.			
C <sub>6</sub>	10μF	Ripple rejection	Increase of SVR increase of the switch-on time	Degradation of SVR	2.2μF	100μF	
C <sub>7</sub>	47μF	Bootstrap.		Increase of the distortion at low frequency.	10μF	100μF	
C <sub>8</sub>	0.22μF	Frequency stability.		Danger of oscillation.			
C <sub>9</sub>	1000μF	Output DC decoupling.		Higher low frequency cutoff.			

# THERMAL SHUT-DOWN


The presence of a thermal limiting circuit offers the following advantages:

- An overload on the output (even if it is permanent), or an above limit ambient temperature can be easily tolerated since the Tj cannot be higher than 150 °C.
- 2) The heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no possibility of device damage due to high junction temperature. If for any reason, the junction temperature increases up to 150 °C, the thermal shut-down simply reduces the power dissipation and the current consumption.

The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance); fig. 32 shows this dissipable power as a function of ambient temperature for different thermal Productie resistance.


Figure 30. Output power and drain current vs. case temperature

G-4255



temperature


Figure 31. Output power Figure 32. Maximum alloand drain current vs. case wable power dissipation vs. ambient temperature




MOUNTING INSTRUCTION: See TDA1904

DIM.		mm			inch	
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
В	0.85		1.40	0.033		0.055
b		0.50			0.020	
b1	0.38		0.50	0.015		0.020
D			20.0			0.787
Е		8.80			0.346	
е		2.54			0.100	
e3		17.78			0.700	
F			7.10			0.280
I			5.10			0.201
L		3.30			0.130	
Z			1.27			0.050

# OUTLINE AND MECHANICAL DATA







Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2003 STMicroelectronics - All rights reserved

### STMicroelectronics GROUP OF COMPANIES

Australia – Belgium - Brazil - Canada - China – Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States www.st.com

